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ABSTRACT 
A 10-bit 100MSamples/s current-steering D/A converter (DAC) 
has been designed and  processed in a 0.8pm BiCMOS process. 
The DAC is intended for applications using direct digital syn- 
thesis, and  focus has been set on achieving a high spurious free 
dynamic range (SFDR'). The main par t  of the DAC is a matrix 
of current cells. To reduce skew between the steering signals to 
the current cells, an emitter-coupled logic (ECL) flip-flop, 
clocked by a global E C L  clock, is included in each current cell. 
A bipolar differential pair, steered by the differential output of 
the E C L  flip-flop, is used in each current cell to steer the cur- 
rent. At a generated frequency o f &  s 0.3% (f, = 100 MSam- 
pleds), the simulated SFDR is larger than 60dB. The DAC op- 
erates a t  5V, and has a power coinsumption of approximately 
650mW. The area of the chip-core is 2.2mmx2.2mm. Further- 
more a measure to estimate the SFDR for the DAC based on 
short  term simulations is presented. This measure seems to cor- 
respond very well with SFDR for long term simulations. 
I. INTRODUCTION 
High-speed and high resolution DACs are used in various 
applications such as direct digital synthesis (DDS), arbitrary 
waveform generation (AFG), new TVNideo systems and 
communications local oscillators. For these applications the 
dynamic performance of the DAC is very critical. For the 
DAC described in this paper, focus has been set on achieving 
a high spurious free dynamic range (SFDR) at high generated 
frequencies, fR, compared to the conversion rate, J ;  
(lOOMSamples/s), i.e., fpO.3A. Any static or dynamic non- 
linearity will generate spurious frequencies at the DAC out- 
put. Static nonlinearities can be reduced significantly by 
careful layout and by using different kinds of switching 
schemes for the current cells [SI, [6]. The main dynamic 
nonlinearities are nonequal and code dependent rise and fall 
times, delay between rise and fall transients, and nonlinear 
clock and data feedthrough. For a typical current steering 
DAC one of the main challenges is to generate steering sig- 
nals for the current cells with very little skew between these 
I SFDR is measured from the generated frequency to the highest harmonic 
or non-harmonic spur within the frequency band O-j72. 
[I], [3], [5]. A solution is to use clocked current cells. One 
then has to generate a global clock for the current cells that 
has an acceptable low clock skew over the current cell ma- 
trix. This is an advantage because clock-skew can more eas- 
ily be controlled than the delays of different steering signals. 
The DAC presented in this paper is constructed using this 
scheme. Each current cell contains an ECL flip-flop. The 
skew between the steering signals for the different current 
cells are then controlled by a global clock signal. 
The DAC architecture is described in section 11, and the 
current cells are described in section 111. Section 1V.A shows 
the simulation results of the DAC with special emphasis on 
SFDR. A measure, especially useful during circuit simula- 
tions of the dynamic performance of high-speed DACs, is 
proposed in section 1V.B. 
11. DAC ARCHITECTURE 
The DAC presented in this paper is based on the well-known 
current steering principle [1]-[7]. The DAC architecture is 
shown in Fig. 1. 
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Fig. 1. DAC Architecture 
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The current cells are arranged in a matrix. This matrix con- 
sists of 63 large current cells that determine the 6 most sig- 
nificant bits (6 MSB), and 15 smaller cells that determine the 
4 least significant bits (4 LSB). One large current cell sinks a 
current 16 times the current in a small current cell. The DAC 
operates as follows: The digital input word, d,(MSB)- 
d,(LSB), is stored in an input register, and decoded into row 
and column signals (for the 6 MSB), and then latched before 
being fed to the current cells. In Fig. 1 the registers and 
latches are contained in the column and row decoders. The 
decoding ensures that a minimum of current cells are turned 
on or off; this reduces dynamic nonlinearities. The hierarchi- 
cal switching scheme [6] is used for the large current cells to 
reduce nonlinearities. This switching scheme reduces both 
symmetrical and graded errors. For the small current cells, a 
simple "chessboard scheme" is used controlled by the digital 
signals d,-d,. 
In each current cell (see Fig. 2) the CMOS steering sig- 
nals, i, i+l and j, are decoded by CMOS logic. The decoded 
signal is then converted into ECL levels, vin and vjn,h, and 
latched by an ECL flip-flop clocked by the global differential 
ECL clock. Thus, one reduces the problem with skew be- 
tween the steering signals over the matrix. The differential 
current outputs of all current cells are connected to the DAC 
output pins iOul and ioutlh as shown in Fig. 1. These are, exter- 
nally, each connected to a 50Q resistor that again is con- 
nected to the positive power supply (5 V). The maximum out- 
put current from the DAC is 20mA. The ECL clock generator 
is placed in the middle of the current cell matrix to minimise 
clock skew. This also causes the clock skew to be a symmet- 
rical error. Therefore it will, to some extent, be reduced by 
the hierarchical switching scheme. 
The DAC consumes approximately 650mW. The tem- 
perature operating range for the DAC is from -40°C to 80°C. 
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Fig. 2 .  The large current cell 
111. CURRENT CELLS 
A schematic of the large current cells is shown in Fig. 2 [2] .  
A differential pair with bipolar transistors, Q, and Q2, is used 
to steer the current. The cascode current sink consists of two 
NMOS transistors M, and Mz. The current cell includes a 
CMOS input section which decodes the row and column sig- 
nals. The decoded signal is converted into a differential ECL 
signal that is latched before fed to the differential pair, Q, 
and Q2. 
The use of a bipolar differential pair offers several advan- 
tages compared to the MOS counterpart. As the DAC should 
operate at a very high conversion rate, it is obvious to use 
fast bipolar transistors to toggle the current Zcpll between the 
two outputs. Furthermore, the required voltage swing at the 
input, v , ~ - v , ~ , ~ ,  is much lower compared to the input swing of 
a MOS differential pair in a practical design. The differential 
input voltage that guaranties that the total erroneous output 
current from all Nee,/, current cells is less than 1/2 LSB of the 
total current, is given by (1). In (1) the collector currents Icl 
and Ic2 are given by the well-known exponential equation for 
the bipolar transistor. V, is the thermal voltage which equals 
26mV at room temperature. 
- I C ,  > 2"'Nce,,, a AV,, = v,, - v,,,~ > V, ln(2"'N,, ) (1) 
I C 2  
Using the number of bits N=10, Nc,,=64 (63 large, plus 
15 small which equals approximately 1 large) we find that 
Avbe>12V~312mV. This small ECL voltage swing and the 
fast ECL flip-flop output signals potentially give low spuri- 
ous frequencies at the DAC output. 
The delay of the output from the CMOS input section, 
in the current cell varies strongly depending on the input 
signals i, i+ I and j .  The delay, rise and fall times for v ~ , ~  vary 
strongly dependent on the inputs i, i+l, j. If these CMOS 
signals, v ~ , ~ , ,  were used to steer the current cells directly the 
output signal contain higher level of spurious frequencies. 
The output from the CMOS part is therefore latched in the 
ECL section. The skew between the steering signals is there- 
fore only dependent on the clock skew in the global ECL 
clock. The worst case clock skew over the matrix is designed 
to be less than 8ps. 
The small current cells have the same architecture as the 
large ones but i is connected to Vdd, i+I is connected to 
ground and the cells are only steered by j .  
Because of a-mismatch, the bipolar differential pairs in- 
troduce current mismatch between the current cells. Assum- 
ing a Ap/p better than 2% for transistors on the same chip, 
one obtain an Aula of approximately 0.02%. This will be of 
minor importance compared to the other mismatch sources, 
such as ground potential variations and mismatch between 
NMOS current sinks. 
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IV. DAC TOP-LEVEL SIMULATIONS 
B. A Measure of DAC Dynamic Performance 
Top level simulations of the DAC to evaluate the SFDR are 
very time consuming as one has to simulate several periods 
of the generated frequency. E.g., the simulation of the final 
DAC that produced the result in Fig. 4 lasted for approxi- 
mately 2 weeks on an HP 735 workstation. 
A measure, mean error energy per conversion period 
E,,,,, that estimates the SFDR of the final DAC, is therefore 
proposed. The measure is intended to be used for DACs with 
a switching scheme like the one used in this paper, i.e., a 
switching scheme that guaranties that a minimum of current 
cells are turned on or off each clock period. This measure is 
based on the dynamic behaviour of the entire DAC during a 
full scale output transient (input codes: OO..OO + 11..11). 
The simulation time is therefore reduced significantly. 
For a DAC with differential output, ~ , , ~ ( t )  and ~ , ~ ~ ~ , ~ ( t ) ,  
one first finds the error voltage for a full swing transient: 
vDc is the mean value of v,,,(t) + ~,,,,~(t). verrOr(t) will include 
the effects of different rise and fall times, different delays for 
rise and fall transients, etc. Ideally verr&l should equal zero. 
The error energy per conversion period, T,, is then calcu- 
lated: 
v e r r o r ( t )  = V m t ( t )  + V o ~ , t , b ( t )  - ' D C  (2) 
TC 
Eerror  = 1IVwror ('11'' [ v51 (3 1 
0 
To estimate E,,, for a given generated frequency, one has to 
multiply E,,,, with the average step size at the DAC output. 
For a DAC generating a sine wave, the relative average step 
size at the output, S,,,,, compared to the full ouput swing of 
the DAC, is given by: 
A.  Simulation of SFDR 
The DAC has been simulated with Accusim from Mentor 
Graphics. To simulate the SFDR, an ideal sine wave was 
forced to an ideal A/D converter, to produce a pure 10-bit 
digital "sine" that was used as input to the DAC. Fig. 3 shows 
a segment of the resulting DAC output. Here, the generated 
frequency was approximately 3OMHz, and the conversion 
rate was 1 OOMSamples/s. During this simulation, a lumped 
resistance model of the ground network, and a lumped resis- 
tance and capacitance model of the ECL clock tree, were 
used. About 75 periods of the generated frequency were 
simulated. Fig. 4 shows the FFT of the differential DAC out- 
put signal shown in Fig. 3. (window function: Kaiser-Bessel). 
The simulation shows that SFDR > 60dB. 
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Fig. 3.  Simulated differential DAC output, vOu,(t)- vo I l f , b (~ ,  
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Fig. 4. FFT of the simulated DAC output,f~0.3%, 
f, = 1 OOMSamples/s 
(4) 
In (4) it is assumed that the digital "sine" utilises the full out- 
put swing of the DAC. One can now calculate E,,,, at the 
DAC output: 
This energy is compared to the energy of one LSB at the out- 
put of the DAC which is given by 
Here ~ul l . sn ,mg is the maximum differential voltage swing at 
the output of the DAC. As a conservative design target E,,, 
should be less than EL,/2 if the SFDR should be higher than 
E,,,, was simulated to 17.SpVs (T, = 10ns). This means 
that E,,, = 10.7pVs for a generated frequency of 0.35. 
Comparing E,,, to ELsB12, which equals IOpVs, one finds 
that this corresponds to SFDR = 60dB that also was the result 
in section 1V.A. The actual E,,, for the simulation shown in 
E m e m  'mean . 'error v51 (5) 
EL, = V$lll-swmg T c 2-N [ V.Sl (6)  
N.6dB. 
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Fig. 3 and Fig. 4 was 11.2pVs which corresponds very well 
with the estimated value of E,,. 
This measure offers the opportunity to compare the per- 
formance of different current cells in a DAC without per- 
forming long term top level simulations. The dynamic per- 
formance of a DAC is often given in terms of the glitch en- 
ergy. Contrary to E,,,, the glitch energy is not based on a 
full scale transition. The full scale transition includes all 
nonideal dynamic effects. Therefore Emcan provides a better 
estimate of the dynamic performance than the conventional 
glitch energy which only contains the nonideal effects of one 
or more specific transients. Also some DAC architectures, 
such as the one presented here, inherently do not have the 
typical large glitch energy at the transition 01 1...11 to 
100..00. Therefore E,, is a more appropriate measure. 
E,,, was also used to evaluate the dynamic behaviour of 
a single current cell. However, Emcan multiplied with the 
number of current cells gives a too optimistic estimate of the 
dynamic behaviour of the entire DAC. The measure still 
applies very well when comparing the dynamic behaviour of 
different current cells. 
V. LAYOUT CONSIDERATIONS 
The DAC is processed in a 0.8pm double-metal double-poly 
BiCMOS process provided by Austria Mikro Systeme Inter- 
national GmbH (AMs). To minimise switching noise from 
the CMOS- and ECL-logic to couple to the output of the 
DAC, the power supplies for the CMOS- and ECL-logic and 
the current sinks are routed separately. The current Zcell from 
each large current cell introduce a voltage drop in the ana- 
logue ground. The analogue ground wires are therefore made 
wide. Also, several pads on each side of the current cell ma- 
trix are used to connect the analogue ground. Furthermore, 
all different parts of the circuitry are surrounded by guar- 
drings and all major parts by double guardrings to minimise 
noise injected to the output through the substrate. A separate 
power pad has been used for the n-well parts of the guard 
rings. All bias lines, both to the ECL-logic and the current 
sinks in the current cells, have both local and global decou- 
pling capacitors to minimise spikes on these. Horizontal and 
vertical shielding between the analogue routing and digital 
data lines (both CMOS and ECL) have been used to mini- 
mise coupling between these. Careful layout and design were 
necessary to obtain sufficient time margin for the data setup 
with respect to the ECL clock. 
Clock skew, ground potential variation, etc., that generate 
spurious frequencies at the DAC output have been taken into 
account and were designed to introduce errors at the output, 
each less than !4 LSB. The switching scheme will tend to 
cancel must of them. The total error at the output is therefore 
not the sum of all errors. The size of the chip-core is 2.2" 
x 2.2". 
VI. EXPERIMENTAL RESULTS 
At the present time no measurement results are available as 
the chip is currently being processed. 
VII. CONCLUSION 
A 10-bit 100MSamplesh current steering DAC has been de- 
signed and fabricated in a O.8pm BiCMOS process. The core 
of the DAC consists of a matrix of current cells. Each current 
cell includes CMOS decoding logic, a CMOS-to-ECL con- 
verter, an ECL flip-flop and a bipolar differential pair to steer 
the current. The ECL flip-flop is clocked by a global ECL 
differential clock. The differential output of the flip-flop di- 
rectly steers the bipolar differential pair. The DAC shows a 
considerable potential for achieving a high SFDR. A measure 
to predict the SFDR from short term simulations is presented, 
and it seems to correspond very well with the actual simu- 
lated SFDR. 
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